ABSTRACT This paper deals with the design and evaluation of novel dynamic random access memory (DRAM) cells that have an oxide-based resistive element added for non-volatile operation. Two existing DRAM cells (namely the 3T1D and B3T cells) are utilized as volatile cores; a RRAM circuitry (consisting of an access control transistor and an oxide resistive RAM) is added to the core to extend its operation for non-volatile operation; two NVDRAM cells are then proposed. Considerations, such as the threshold voltage for the refresh operation and output read circuitry, are also considered. The impacts of the nonvolatile circuitry as well as the DRAM core selection are assessed by HSPICE simulation. Figures of merit as related to performance, process variability, power consumption, and circuit design (critical charge and area of cell layout) are established for both volatile and non-volatile DRAM cells as well as memory arrays.
I. INTRODUCTION
On-chip memory occupies a significant portion of the overall die area of today's microprocessors. Over the last few years, advances in technology scaling have led to substantial improvements in memory density; this has also resulted in an increase of power dissipation and read/write delay.
Dynamic Random-Access Memories (DRAMs) have been extensively used for data storage in a processor due to the fast nature of dataflow processing. The relatively higher density of these memory chips is accomplished at the expense of the requirement of a refresh operation, often accounting for a substantial increase in power dissipation [2] , [3] . Compared with a conventional 6T SRAM cell (commonly used for cache), the often-used 3T DRAM cell offers advantages in terms of integration density and non-ratio circuit operation, but still incurring in a short retention time and slow speed [10] . Moreover, it has been reported that the operation of this cell is significantly affected by process variations [2] , [3] and soft errors.
Different designs of a DRAM cell have been proposed; among them, the 3T1D DRAM cell [1] is a promising scheme due to the small area and the good retention time. The 3T1D DRAM cell proposed in [5] utilizes a gated diode [4] to achieve significant improvements in performance, retention time and soft error tolerance; however, its high power dissipation during the refresh operation is a concern [5] .
The so-called boosted 3T gain cell (referred to as the B3T cell) has been proposed in [13] , [14] ; it uses a standard CMOS process with only three transistors. This cell has a smaller leakage current than a SRAM in the idle mode due to the smaller number of transistors and the super cut-off biasing condition [14] . However, the B3T cell suffers from noise on the Read Word Line (RWL) and has only a marginal tolerance to soft errors [14] .
However similar to a SRAM, a DRAM still remains a volatile memory in current schemes; non-volatile operation is a new paradigm in memory design [16] - [18] . [16] has presented a novel design of a non-volatile SRAM (NVSRAM) memory cell that can be used for ''Instant-on'' operation, i.e. a ''Restore'' signal is utilized to clear the volatile data held in the SRAM (volatile) core and replace it with the data held in the non-volatile storage when a ''Restore'' operation on ''Power-up'' is performed. The scheme of [16] utilizes a 6T SRAM core and a resistive RAM (RRAM, made of an access MOSFET and an Oxide Resistive element), i.e. it is a 7T1R cell. The Oxide Resistive RAM (RRAM) is an attractive technology for implementing a non-volatile memory cell. RRAMs are compatible with a CMOS process flow, while offering advantages, such as high scalability and good operating speeds [6] . Moreover, storage of multiple bits on a single memory cell (i.e. with a base higher than binary) has also been pursued to increase capacity.
The objective of this paper is to extend the volatile DRAM cells of [1] and [13] (namely the 3T1D and B3T cells) to non-volatile operation; two non-volatile DRAM (NVDRAM) cells are then proposed. These NVDRAM cells utilize as core the volatile DRAMs of [1] and [13] ; a RRAM circuitry consisting of an access control transistor and an Oxide Resistive RAM is added to the core. Considerations such as the threshold voltage for the refresh operation and the output read circuitry are also taken into account. The impacts of the nonvolatile circuitry as well as the DRAM core selection are assessed by HSPICE simulation. Figures of merit as related to performance, power consumption and circuit design (critical charge and area of cell layout) are established for both volatile and non-volatile DRAM cells as well as memory arrays. An extensive analysis of process variability is also pursued; it shows that the addition of the non-volatile circuitry improves process variability. This paper is organized as follows. Section II outlines a review of the Oxide Resistive RAM (RRAM) as well as current DRAM cell designs and relevant circuit techniques. The NVDRAM cells are proposed in Section III. An extensive evaluation of performance as related to different figures of merit is shown in Section IV. Section V deals with process variations, while Section VI presents the assessment of memory blocks made of NVDRAM cells. Section VII concludes this manuscript.
II. REVIEW
RRAMs have been widely used as non-volatile elements in computer memories. A brief treatment of the basic phenomenon of resistive switching in metal oxides as employed in a RRAM is presented. Also, existing DRAM cells are briefly reviewed as relevant to the proposed non-volatile schemes.
A. OXIDE RESISTIVE RAM (RRAM) TECHNOLOGY
Resistance switching is the basic physical phenomenon in the operation of a (non-volatile) RRAM and has been studied for more than 40 years [23] , [24] . This phenomenon has been observed in several transition metal oxides, such as TiO 2 , HfO 2 , Cu x O, NiO, ZnO and some perovskite oxides. The OxRRAM consists of a Metal-Insulator-Metal (MIM) structure with a Transition Metal Oxide (TMO) sandwiched between the Top Electrode (TE) and the Bottom Electrode (BE) contacts (usually it is cohabitant with a ''via'' [6] , [7] ). In the resistance switching process, following an initial increase in the applied voltage, the High Resistance State (HRS) of the device changes to a Low Resistance State (LRS). This process is referred to as SET. The LRS changes to the HRS by a voltage sweep of the same polarity. A sudden current drop is observed for the RESET. The RESET and SET processes are achieved by applying a voltage in the opposite direction. [6] has shown that the current flows uniformly in the HRS, while it is localized in the LRS. Also, the voltages for the RESET and SET do not depend on the thickness of the oxide; therefore the corresponding switching effects are associated only with the homogeneous/inhomogeneous transition of the current distribution. At memory block level, it has been shown that a Hf/HfO x crossbar made of Resistive RAMs has fast switching speed at low-voltages and an energy per bit of less than 0.1pJ [8] , while showing an endurance of more than 10 7 cycles [8] .
B. PREVIOUS DRAM CELLS
The simplest DRAM cell is the 3T scheme. A 3T DRAM cell [10] has a higher density than a SRAM cell; moreover in a 3T DRAM, there is no constraint on device ratios and the read operation is nondestructive. In this cell, the storage capacitance is the gate capacitance of the readout device, so making this scheme attractive for embedded memory applications; however, a 3T DRAM shows still limited performance and low retention time to severely limit its use in advanced integrated circuits.
The 3T1D DRAM cell [1] (Figure 1 ) has the potential to overcome some of the issues encountered for a 3T DRAM cell; this cell requires an additional NMOS transistor (i.e. D1), whose source and drain are connected to the Read Word Line (RWL). This gated diode configuration acts as a storage device and amplifier for the cell voltage; it raises the voltage at the gated diode to reduce the read time and achieve a better retention as well as a higher tolerance to process variations than a 3T cell at the same voltage supply and cell size [4] , [5] . Moreover, it is also capable of restoring the charge back to the Storage Node (SN) after a read cycle [1] . Different from the 3T1D circuit, the so-called gain 3T DRAM cell has been proposed in [13] ; it utilizes a boost technique to improve performance ( Figure 2 ) [13] , [14] . In this design, the NMOS transistors of a 3T DRAM cell are replaced with PMOS transistors; in a 3T PMOS DRAM gain cell, the drain of transistor T2 is connected to RWL to improve performance. It is well known [9], [10] that the NMOS transistor has better performance than the PMOS, such as for example with respect to the on-resistance. The voltage signals used for the cell operations are presented in Table 1 [14] ; the voltage at WWL during the ''Write'' operation is given by −500mV to improve this operation [14] . The gain 3T cell achieves high performance and low static power dissipation using a boost technique [13] ; it incurs in a lower area penalty than the 3T1D cell. Moreover, the cell of VOLUME 1, 2013 FIGURE 2. Gain 3T DRAM cell of [13] . [13] has been compared by implementing the 3T, 3T1D and B3T with PMOS transistors and it achieves improvements in retention time, power dissipation and operational speed.
III. PROPOSED NON-VOLATILE DRAMs
In this section, the feature of non-volatile operation is added to a DRAM cell and new cell designs are proposed; the 3T1D and B3T DRAM cells are used as DRAM cores in the proposed non-volatile cells. Also, related considerations (such as the read output circuit and the threshold voltage for the ''Refresh'' operation) are treated.
A. 4T1D1R NVDRAM CELL
An Oxide-based RRAM is added to the 3T1D DRAM core reviewed in a previous section for achieving non-volatile operation. In this new cell (Figure 3 ), the 3T1D DRAM core is connected to a 1T1R circuit that consists of a nonvolatile resistive element (RRAM1) and a control transistor T4; the 1T1R is connected directly to the data storage node of the DRAM core and stores the non-volatile information, i.e. RRAM1 changes its resistance between the LRS and the HRS according to the data written into the Storage Node (SN). Therefore, this non-volatile cell is referred to as a 4T1D1R NVDRAM cell.
To achieve non-volatile operation, the proposed memory cell has two basic states: ''Idle'' and ''Power-up''. The ''Power-up'' state requires to ''Reset'', ''Store'' and ''Restore''. Thus, a full operational cycle of this memory cell utilizes the following sequence: ''Reset'', ''Store'', ''Idle'' and ''Restore''. In this design, the cell has two Word Lines (WLs) and Bit Lines (BLs) similar to a conventional (volatile) 3T1D [5] . The Write Word Line (WWL) and the Write Bit Line (WBL) are utilized in the ''Store'' operation and the Read Word Line (RWL) and the Read Bit Line (RBL) are utilized in the ''Read'' operation. The operations of this cell are given as follows (using the parameters of Table 1 ).
• Reset: RRAM1 is changed back to HRS ahead of writing to the memory core; this is accomplished by the RESET process. During this step, a ''1'' is applied on CTRL1 to turn ON T4; a ''1'' is also applied to CTRL2. If the logic value stored at SN is ''1'' and the state of RRAM1 is HRS, a RESET is not required. If SN is ''0'', the negative voltage drop on RRAM1 causes the device to be reset and thus, it changes its state from LRS to HRS.
• Store: T4 is turned ON and CTRL2 is at 0V to store the information into the memory core. Hence, the positive voltage drop on RRAM1 changes the state from HRS to LRS. Thus at completion of this step, the RRAM1 presents different resistance states corresponding to the stored information: if SN is ''1'', it is in LRS; if SN is ''0'', it is in HRS.
• Idle: Non-volatile storage is accomplished by the different resistance states of RRAM1. All signals are turned OFF to ensure the retention of this information during ''Idle''. T4 is turned OFF, because it is controlled by CTRL1. This prevents RRAM1 to change state during the ''Restore'' operation.
• Restore: In the ''Restore'' operation, T4 is turned ON by CTRL1; CTRL2 is also high. If RRAM1 is in LRS, then SN is charged to ''1''. If RRAM1 is in HRS, due to the large resistance value of RRAM1, the SN remains at ''0''.
• Read: During the ''Read'' operation, the value of RWL turns ON T3 to sense the data stored at the SN. By utilizing the above operations and related sequences, the proposed non-volatile cell is capable of storing the data into RRAM1 and restoring it back ahead of the ''Read'' operation.
B. 4T1RP NVDRAM CELL
A 4T1RP DRAM cell is also proposed ( Figure 4) ; this cell utilizes B3T as DRAM core. In this non-volatile DRAM cell, all four transistors are implemented with PMOS to take advantage of the high performance of the B3T core. The voltages of the different signals are also shown in Table 1 . 
C. READ OUTPUT CIRCUIT
In addition to the DRAM cells, a peripheral Read Output circuit is also proposed in this manuscript ( Figure 5 ). This Read Output circuit utilizes a differential sense amplifier; it receives the small-signal differential inputs and amplifies them to a large-signal single-end output, because a DRAM cell has a small voltage swing. The input ''+RBL'' is connected to the RBL of the cell while ''−RBL'' corresponds to its inverse. Also, Signal Enable (SE) is used to sense the voltage on RBL. This circuit is robust for common-mode rejection of the noise generated from switching spikes on the supply voltages and the capacitive crosstalk between Word Lines (WLs) and Bit Lines (BLs); the above advantages are also applicable to a SRAM and the utilization of a single RBL.
D. THRESHOLD VOLTAGE FOR ''REFRESH''
In the proposed non-volatile cells, the voltage of the SN is discharged during the ''Idle'' state due to leakage. Although the ''Restore'' operation can be used to correct errors in stored data, the threshold voltage of the SN is used for the ''Refresh'' operation to overcome the voltage reduction due to leakage. Leakage at the SN consists of two components: the subthreshold leakage through transistor T4 and the gate-source leakage through transistor T2. Both impact performance metrics, such as the retention time. In the proposed cells, leakage may cause a significant drop of the voltage when the cell stores a ''1'' at the SN. So, if RBL is not discharged during the ''Read'' operation, the Read Output circuit may generate an erroneous output based on the voltage value on RBL. Leakage has no significant effect on the SN voltage when the cell stores a ''0''; therefore, the state of storing a ''1'' is used for defining the threshold voltage for the ''Refresh'' operation. Using HSPICE and the parameters of Table 2 , this voltage has been found to be 455mV, i.e. in a NVDRAM at 45nm, the stored data must be updated by using a global ''Refresh'' operation, when the SN voltage reduces to 455mV. 
IV. DRAM CELL ASSESSMENT
The two proposed NVDRAM cells and the volatile DRAM cells of [1] and [13] are evaluated next. These DRAM cells have been simulated using HSPICE. The 3T1D [1] and the B3T cells [13] are used as DRAM cores in the NVDRAM cells proposed in the previous sections. It is assumed that sizing of a transistor (i.e. W/L) for the 3T1D and 4T1D1R cells is 1:1 and 2:1 for the B3T and 4T1RP cells. Based on the previously presented sequence, the operation of the 4T1D1R NVDRAM cell is initially simulated (shown in Figures 6 and 7 using the parameters of Table 2 and the corresponding predictive technology model (PTM) [9] ). In the simulations, the period of the ''Idle'' state is set to 20ns, same as for the other states; this period can be extended depending on the discharge process of the SN voltage, till the previously defined threshold voltage is reached. Note that a ''Reset'' operation is assumed to have executed ahead of these operations (and as illustrated in subsequent timing diagrams of the simulations). Figure 6 shows the timing diagrams of a cell for the ''Store'' and ''Read'' ''1'' operations; RRAM1 is programmed by changing its state to LRS in the first cycle (i.e. the ''Store'' state). The voltage of the SN drops to ''0'' when the WWL is turned OFF, because CTRL1 turns T4 ON and CTRL2 is ''0''. In the second cycle, the cell is in the ''Idle'' state. The logic value of ''1'' is rewritten in the third cycle of the ''Restore'' state when CTRL1 and CTRL2 are both ''1''. The rewritten value is then ''Read'' out and the RBL is discharged in the fourth cycle; different from the ''0'' case, the RBL remains at the precharged value of ''1''. The timing diagrams for storing and reading a ''0'' are shown in Figure 7 for the same sequence of operations as for a ''1'' in Figure 6 .
The 4T1RP NVDRAM cell has also been simulated using the data of Table 2 . The operation of the proposed Read Output circuit is shown in Figure 8 . As the inverse voltage is ''Read'' from the cell, the sense amplifier requires an additional transistor and reverses the value of RBL. So, when ''+RBL'' and ''-RBL'' are ''1'' and ''0'', respectively, the voltage of Output is a ''0'', corresponding to the value of the SN. This is also applicable of the ''1'' condition in Output. 
A. POWER DISSIPATION
The 3T1D and B3T DRAM cells and the 4T1D1R and 4T1RP NVDRAM cells are evaluated and compared for power dissipation (using the parameters of Table 2 ). The simulation results are shown in Table 3 . Compared to the 3T1D cell [1] , the NVDRAM cells account for an increase in power dissipation in both ''Write'' and ''Store''. Although the power required for programming the RRAM is less than 0.1pJ [8] , the 4T1D1R NVDRAM cell consumes a significantly larger amount of power during ''Store'' due to the additional transistor when compared with the 3T1D circuit. Similar considerations also apply to the proposed 4T1RP and B3T cells (as implemented by PMOS transistors).
A similar condition is also encountered for the ''Read'' operation. Although the second cycle in the timing diagram of Figure 5 corresponds to ''Idle'', a NVDRAM cell incurs in a power overhead due to leakage through the non-volatile element; the 3T1D core achieves the least power dissipation for the ''Idle'' state, because this core is effective in reducing leakage. Similarly, the 4T1RP NVSRAM cell has the largest power dissipation for both the ''Idle'' and the ''Read'' operations due to the B3T cell as DRAM core. Tables 4 and 5 (bold entries shows the best entries for both volatile and non-volatile operation); the resistance of HRS of the 4T1D1R NVDRAM cell is assumed to be initially 1M . The non-volatile element affects mostly ''Store'' (more than the ''Write'' for the 3T1D DRAM cell) due to the programming of the added RRAM; the B3T cell (and therefore the 4T1RP NVDRAM) has the worst performance due to the larger internal resistance of a PMOS compared to an NMOS, so causing a longer charge/discharge process.
B. PERFORMANCE

Performance of the DRAM and NVDRAM cells under different metrics is assessed and shown in
''Read'' is also affected by the non-volatile element, but it is not as significant as for ''Store'', because during this operation the RRAM is not connected directly to the SN. The operation of the B3T cell is boosted by the gate capacitance coupling for ''Read'' and achieves the smallest delay value among the two cores. The 4T1RP NVDRAM cell also achieves good performance for this operation by taking advantage of the fast ''Read'' of the B3T cell as its core.
The ''Restore'' operation is evaluated only for the two NVDRAM cells; as expected, the proposed 4T1D1R NVDRAM cell has a faster ''Restore'' than the 4T1RP cell.
C. RETENTION TIME
Retention time is simulated next and the results are provided in Table 5 . The retention time of the 4T1D1R NVDRAM cell is less than for the 3T1D cell, because its SN is also connected to the non-volatile element (although T4 is turned OFF by CTRL1 during the ''Idle'' state). Therefore, this results in a larger leakage through T4 and RRAM1, leading to a smaller retention time. The B3T cell can significantly improve retention time by boosting the storage voltage via the gate-to-RWL coupling capacitance [14] . The larger internal resistance of the PMOS transistors causes a penalty in performance, so a longer period of discharge and a shorter retention are encountered. Consequently, the 4T1RP NVDRAM cell improves over the 4T1D1R cell for this figure of merit.
D. CRITICAL CHARGE
The charges are found by simulation at SN for all cells and also at node G for the 4T1D1R and 4T1RP NVDRAM cells; the charge values are denoted as Q S and Q G , respectively. Node G for the non-volatile storage element has a significantly larger charge compared with Q S , i.e. the critical charge for the 4T1D1R and 4T1RP NVDRAM cells is still at the SN node. In the evaluation, the worst case of storing a ''1'' during the ''Idle'' state is used, because CTRL2 is ''0'' (although T4 is turned OFF by CTRL1); therefore, it is easier for the SEU to change the data from ''1'' to ''0''. In this case, the 4T1D1R NVSRAM cell has a smaller charge value than the 3T1D cell, thus less tolerance to a soft error. Furthermore, due to the gated diode, the critical charge of the B3T cell at SN has a lower value. Finally, the 4T1RP NVSRAM cell has the least value at SN due to its circuit implementation and the addition of the non-volatile element.
E. HRS
Next, the resistance value of HRS for RRAM1 is varied (1M , 5M , 10M ); the simulation results are presented in Figures 9, 10 and Table 5 only for the 4T1D1R NVDRAM cell to assess the effects of this feature on performance as follows. The average delay is defined as the average value of the ''0'' and ''1'' operations . • An increase of HRS resistance does not significantly change the power dissipation of the operations (Table 3) . This is mostly due to the low switching energy (<0.1pJ) of the resistive element.
• The increased resistance mitigates leakage throughout the non-volatile element and decreases the power dissipation during the ''Idle'' state.
• The performance of a NVDRAM cell is affected (Table 4) by an increase of HRS resistance. An increase of resistance deteriorates the operational speed of a cell and results in a larger delay, especially in the ''Store'' operation, because the SN requires a longer period to charge/discharge.
• Retention time (Table 5) is also increased for the same reasons. • The charge values at SN and G are increased due to the larger resistance value, thus improving the tolerance to SEUs. Therefore, based on the simulated results, the variation of HRS for the RRAM in a NVDRAM cell brings limited performance variation; the values are mainly determined by the MOSFET feature size and RRAM1 device characteristics.
F. AREA
The layouts of the four DRAM cells have been found using Cadence Virtuoso [15] . The layouts of the 3T1D and proposed 4T1D1R cells are shown in Figures 11 and 12 , respectively. As RRAM1 is placed on a different layer [8] than the MOSFETs (using stacking), its area is not included in the evaluation. The areas of the 3T1D and 4T1D1R cells are based on NMOS transistors , while the areas of the B3T and 4T1RP cells are based on PMOS transistors. The areas (Table 6 ) of the 3T1D and 4T1D1R cells are given by 1162λ 2 and 1356λ 2 , respectively (by comparison, a conventional 3T DRAM cell requires an area of 576λ 2 [10] ). The B3T and 4T1RP cells have areas of approximately 1492λ 2 and 1856λ 2 , respectively. Therefore, the improvements in performance of the 4T1D1R NVDRAM cell incur in an area overhead too. 
V. PROCESS VARIABILITY
The DRAM cells are also simulated using a Monte-Carlo method to characterize process variability using the parameters of Table 7 for both volatile and non-volatile cells. This Table shows the variability (measured by the standard variation in percentage) of V T and L eff for the technology nodes (reported in [11] ). A Gaussian distribution is assumed as characterized by the mean value (µ ) and the standard deviation (σ ) from that mean. Hence, the 3σ /µ ratio (expressed in percentage difference from the nominal value) is used to quantify the variability.
A. DEVICE CONSIDERATIONS
Initially, simulation is performed to study the variability of each individual transistor/diode on the performance of a DRAM cell. Variation in the effective channel length (L eff ) and the threshold voltage (V T ) using the data of Table 7 is considered. Table 8 shows the variability (given in percentage) in each device on the performance of the volatile DRAM cells (3T1D [1] and B3T [13] ) as well as the NVDRAM cells (4T1D1R and 4T1RP) for different metrics (bold entries in Tables 8 and 9 show the largest values in percentage of variability, hence the worst cases) at 45nm feature size (using the parameters in Table 2 ).
In Table 8 , T1 has the most significant impact on the ''Store''/''Write'' delays and the retention time, although it has less influence on each non-volatile cell; ''Read'' is mostly affected by T3. On a comparative basis, V T (L eff ) significantly affects the ''Write'' operation (retention time). Moreover, the ''Read'' delay is influenced by both variations and T3 is the most critical transistor for all memory cells. Therefore, T3 for the ''Read'' operation, T1 for both the ''Store''/''Write'' and the retention time are investigated further by reducing the feature size of the MOSFETs. Among these cells, the proposed 4T1RP cell shows the least tolerance to process variability, because it has the largest percentage values of the simulated results due to its implementation with PMOSs and the signal used for the operations.
B. FEATURE SIZE
The cells are simulated to characterize process variability by reducing the feature size and concentrating on the most critical transistor variation (as reported previously).
• T1 is varied for both the ''Write'' delay and the retention time of the cells.
• T3 is varied for the ''Read'' delay for the two memory cells. The results are presented in Table 9 ; the 3σ /µ ratio increases by decreasing the MOSFET feature size, thus having a more pronounced impact on cell performance. As expected, the ''Read'' operation is substantially affected by the variation of both L eff and V T while the retention time is more affected by L eff . The reduction in feature size increases the variability in all cases. Moreover, the proposed non-volatile 4T1D1R cell improves over the DRAM core by the provision of the non-volatile element for all metrics when varying L eff ,. The proposed 4T1RP cell has the largest variation values under the same simulation conditions and shows less tolerance to process variability.
VI. MEMORY BLOCK ASSESSMENT
In this section, the volatile and non-volatile DRAM cells are included as part of an array for a comprehensive evaluation of memory performance. This evaluation is pursued by sim- ulating the array configuration of Figure 13 (the 4T1D1R cell is shown in this figure) . The array size is defined by the two indices i and j, where j (i) denotes the number of bits (words) in the array block. The parameters that are used in the simulation of an array block, are taken from the ITRS reports for the sections on ''Interconnect'' and ''Modeling & Simulation'' [12] .
A. RETENTION TIME
As per definition [3] , the retention time of a DRAM array is characterized by independently varying the index numbers i and j (i.e. along a row and column of the memory block). The results (Figures 14 and 15) show that the retention time decreases with an increase of i; this is caused by the reduction of the voltage value stored initially in a cell after the ''Write''/''Store'' operation (due to the parasitic resistance and capacitance as appearing on the respective WBL). Similarly, an increase in j also brings an increase of the parasitic effects on WWL; however, this variation has less of an impact on the retention time, because the signal deterioration on WWL only slows the charge/discharge process.
B. PERFORMANCE
Using the same simulation method, the performance of the four DRAM cells is assessed by varying the index i/j. The average delay is defined as the average value of the corresponding ''0'' and ''1'' operations (Table 4 has For the ''Write''/''Store'' operation, the results show an increase in delay by increasing i/j; the index j is more significant than i due to its influence on the parasitic resistance and capacitance on WWL, i.e. impacting the speed of turning ON T1 in a memory cell. A change of i also increases the parasitic effects on WBL, however, it is not as significant, because WBL is ''1'' ahead of WWL for the ''1'' operation and the ''Write''/''Store'' operation is dependent on the voltage between WWL and SN.
The ''Read'' operation is significantly affected at array level by both i and j (Figures 16 and 17) . The ''Read'' operation is affected by T3; RWL deteriorates due to parasitic parameters with an increase of j (leading to an increase of the average ''Read'' delay), while an increase of i also affects the parasitic parameters of RBL. Moreover, the proposed NVDRAM cells show a higher average delay, because the internal capacitance is increased by the non-volatile element. 
C. FEATURE SIZE
Using the same evaluation parameters, simulation was also performed at 32nm feature size (Figure 14, 15, 18 and 19) ; the results at 32nm feature size show the same trend as at 45nm (Figures 14 and 15) , i.e. the significance of the index i due to the parasitic effects.
The ''Read'', ''Write'' and ''Store'' delays are shown in Figures 18 and 19 for the volatile and non-volatile arrays, thus confirming the scaling of the memory blocks for the proposed cells. 
VII. CONCLUSION
Novel DRAM cell designs have been proposed in the technical literature [1] , [13] . These designs (denoted as 3T1D and B3T) utilize schemes based on a gated diode and PMOS implementation to improve memory performance. This manuscript has proposed two non-volatile cell designs referred to as 4T1D1R and 4T1RP that utilize the volatile DRAMs of [1] , [13] as memory core within a non-volatile cells. An extensive evaluation has been pursued at nano feature sizes (from 45nm to 22nm) using HSPICE as simulation tool with the relevant PTMs [9] and different figures of merit have been evaluated. Table 10 shows the overall ranking of the proposed two DRAM cells and two cells of [1] , [13] , i.e. 3T1D and B3T. So although the proposed 4T1D1R NVDRAM cell occurs into penalties for the Read delay and retention due to the additional non-volatile element, it also achieves the better performance for most of metrics utilizing as core the 3T1D DRAM. Moreover, it shows the least variability to process.
The proposed 4T1RP NVDRAM cell represents a compromise in design when compared to the other cells as achieving a middle ranking for the Read delay and the retention time.
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